Skip to main navigation Skip to search Skip to main content

RISC-V VP++: Next Generation Open-Source Virtual Prototype

Research output: Chapter in Book/Report/Conference proceedingConference proceedingspeer-review

Abstract

In this paper, we present the heavily extended open-source RISC-V VP++, which combines several VP-based projects into a powerful new tool to support early design space exploration, evaluation, verification and validation of RISC-V based systems at the system level. The paper briefly describes three projects that started as independent works and highlights the associated synergies and great new potentials that arise from integrating them into a single solution.
Original languageEnglish
Title of host publicationWorkshop on Open-Source Design Automation (OSDA) 2024 hosted at DATE
Number of pages2
Publication statusPublished - 2024

Fields of science

  • 202005 Computer architecture
  • 202017 Embedded systems
  • 102 Computer Sciences
  • 102005 Computer aided design (CAD)
  • 102011 Formal languages

JKU Focus areas

  • Digital Transformation

Cite this