An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS

Manuel Moser; Patrick Fath; Georg Zachl; Harald Pretl

doi:10.1109/Austrochip61217.2023.10285152

An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS

Manuel Moser^*
, Patrick Fath
, Georg Zachl
, Harald Pretl

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference proceedings › peer-review

Abstract

This paper presents the design of a self-clocked 12-bit non-binary fully differential SAR-ADC using the SKY130 open-source PDK. The entire mixed-signal circuit design and layout were created with free and open-source software. The ADC reaches a sample rate of up to 1.44MS/s at 1.8V supply while consuming 703µW of power on a small 0.175mm² area. A configurable decimation filter can increase the ADC resolution up to 16 bits while using an oversampling factor of 256. A 9-bit thermometer-coded and 3-bit binary-coded DAC matrix using a 448aF waffle-capacitor results in a total capacitance of 1.83pF per input. Realizations of configurable analog functions using the form factor of SKY130 high-density standard cells allow the parametrization of an analog circuit in a hardware description language and hardening of the macro in an intentionally digital workflow.

Original language	English
Title of host publication	2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	2-5
Number of pages	4
ISBN (Electronic)	9798350357851
DOIs	https://doi.org/10.1109/Austrochip61217.2023.10285152
Publication status	Published - Sept 2023
Event	2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Graz, Austria Duration: 20 Sept 2023 → 21 Sept 2023

Publication series

Name	2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings

Conference

Conference	2023 Austrochip Workshop on Microelectronics, Austrochip 2023
Country/Territory	Austria
City	Graz
Period	20.09.2023 → 21.09.2023

Fields of science

202018 Semiconductor electronics
202028 Microelectronics
202027 Mechatronics
202 Electrical Engineering, Electronics, Information Engineering
102005 Computer aided design (CAD)
202037 Signal processing
202023 Integrated circuits
202006 Computer hardware
102 Computer Sciences

JKU Focus areas

Digital Transformation

Access to Document

10.1109/Austrochip61217.2023.10285152

Cite this

Moser, M., Fath, P., Zachl, G., & Pretl, H. (2023). An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS. In 2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings (pp. 2-5). (2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/Austrochip61217.2023.10285152

Moser, Manuel ; Fath, Patrick ; Zachl, Georg et al. / An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS. 2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2023. pp. 2-5 (2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings).

@inproceedings{ff38c28671aa433fb070f14be3b54f11,

title = "An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS",

abstract = "This paper presents the design of a self-clocked 12-bit non-binary fully differential SAR-ADC using the SKY130 open-source PDK. The entire mixed-signal circuit design and layout were created with free and open-source software. The ADC reaches a sample rate of up to 1.44MS/s at 1.8V supply while consuming 703µW of power on a small 0.175mm² area. A configurable decimation filter can increase the ADC resolution up to 16 bits while using an oversampling factor of 256. A 9-bit thermometer-coded and 3-bit binary-coded DAC matrix using a 448aF waffle-capacitor results in a total capacitance of 1.83pF per input. Realizations of configurable analog functions using the form factor of SKY130 high-density standard cells allow the parametrization of an analog circuit in a hardware description language and hardening of the macro in an intentionally digital workflow.",

keywords = "Charge-redistribution DAC, CMOS, digital-friendly, FOSS, integrated circuit, low-power, open-source, RTL-to-GDS, SAR-ADC",

author = "Manuel Moser and Patrick Fath and Georg Zachl and Harald Pretl",

note = "Publisher Copyright: {\textcopyright} 2023 IEEE.; 2023 Austrochip Workshop on Microelectronics, Austrochip 2023 ; Conference date: 20-09-2023 Through 21-09-2023",

year = "2023",

month = sep,

doi = "10.1109/Austrochip61217.2023.10285152",

language = "English",

series = "2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "2--5",

booktitle = "2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings",

}

Moser, M, Fath, P , Zachl, G & Pretl, H 2023, An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS. in 2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings. 2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings, Institute of Electrical and Electronics Engineers Inc., pp. 2-5, 2023 Austrochip Workshop on Microelectronics, Austrochip 2023, Graz, Austria, 20.09.2023. https://doi.org/10.1109/Austrochip61217.2023.10285152

An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS. / Moser, Manuel; Fath, Patrick ; Zachl, Georg et al.
2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2023. p. 2-5 (2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference proceedings › peer-review

TY - GEN

T1 - An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS

AU - Moser, Manuel

AU - Fath, Patrick

AU - Zachl, Georg

AU - Pretl, Harald

PY - 2023/9

Y1 - 2023/9

N2 - This paper presents the design of a self-clocked 12-bit non-binary fully differential SAR-ADC using the SKY130 open-source PDK. The entire mixed-signal circuit design and layout were created with free and open-source software. The ADC reaches a sample rate of up to 1.44MS/s at 1.8V supply while consuming 703µW of power on a small 0.175mm² area. A configurable decimation filter can increase the ADC resolution up to 16 bits while using an oversampling factor of 256. A 9-bit thermometer-coded and 3-bit binary-coded DAC matrix using a 448aF waffle-capacitor results in a total capacitance of 1.83pF per input. Realizations of configurable analog functions using the form factor of SKY130 high-density standard cells allow the parametrization of an analog circuit in a hardware description language and hardening of the macro in an intentionally digital workflow.

AB - This paper presents the design of a self-clocked 12-bit non-binary fully differential SAR-ADC using the SKY130 open-source PDK. The entire mixed-signal circuit design and layout were created with free and open-source software. The ADC reaches a sample rate of up to 1.44MS/s at 1.8V supply while consuming 703µW of power on a small 0.175mm² area. A configurable decimation filter can increase the ADC resolution up to 16 bits while using an oversampling factor of 256. A 9-bit thermometer-coded and 3-bit binary-coded DAC matrix using a 448aF waffle-capacitor results in a total capacitance of 1.83pF per input. Realizations of configurable analog functions using the form factor of SKY130 high-density standard cells allow the parametrization of an analog circuit in a hardware description language and hardening of the macro in an intentionally digital workflow.

KW - Charge-redistribution DAC

KW - CMOS

KW - digital-friendly

KW - FOSS

KW - integrated circuit

KW - low-power

KW - open-source

KW - RTL-to-GDS

KW - SAR-ADC

UR - https://ieeexplore.ieee.org/abstract/document/10285152

UR - https://www.scopus.com/pages/publications/85176110829

U2 - 10.1109/Austrochip61217.2023.10285152

DO - 10.1109/Austrochip61217.2023.10285152

M3 - Conference proceedings

T3 - 2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings

SP - 2

EP - 5

BT - 2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2023 Austrochip Workshop on Microelectronics, Austrochip 2023

Y2 - 20 September 2023 through 21 September 2023

ER -

Moser M, Fath P , Zachl G , Pretl H. An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS. In 2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2023. p. 2-5. (2023 Austrochip Workshop on Microelectronics, Austrochip 2023 - Proceedings). doi: 10.1109/Austrochip61217.2023.10285152

An Open-Source 1.44-MS/s 703-μW 12-bit Non-Binary SAR-ADC Using 448-aF Capacitors in 130-nm CMOS

Abstract

Publication series

Conference

Fields of science

JKU Focus areas

Access to Document

Other files and links

Analog Circuit Design

Open-source design of integrated circuits: An open-sourced 1.44-MS/s 703-μW 12-bit non-binary SAR-ADC using 448-aF capacitors in 130-nm CMOS

Cite this