Synthesis of Approximate Coders for On-chip Interconnects Using Reversible Logic

Description

On-chip coding provides a remarkable potential to improve the energy efficiency of on-chip interconnects. However, the logic design of the encoder/decoder faces a main challenge: the area and power overhead should be minimal while, at the same time, decodability has to be guaranteed. To address these problems, we propose the concept of approximate coding, where the coding function is partially specified and the synthesis algorithm has a higher flexibility to simplify the circuit. Since conventional synthesis methods are unsuitable here, we propose an alternative synthesis approach based on reversible logic. Experimental evaluations confirm the benefits of both, the proposed concept of approximate codings as well as the proposed design method.

Period	17 Mar 2016
Event title	Design, Automation and Test in Europe (DATE 2016)
Event type	Conference
Location	Dresden, GermanyShow on map